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The capacitance-voltage characteristic of GaAs, In0.53Ga0.47As, and InAs metal-oxide-semiconductor
capacitors (MOSCAPs) is calculated in three cases. First, quantization is not considered, then
quantization of the C-valley is included, and finally quantization of the C-, X-, and L-valleys is
included. The choice of valley energy-minima is shown to determine the onset of occupation of the
satellite valleys and corresponding increase in total capacitance. An equivalent-oxide-thickness
correction is defined and used as a figure-of-merit to compare III-V to Si MOSCAPs and as a metric
for the density-of-states bottleneck.VC 2011 American Institute of Physics. [doi:10.1063/1.3652699]
High mobility III-V semiconductors are considered for
scaling beyond the 22 nm node because they promise a signifi-
cant electron mobility enhancement over silicon.1 The high
electron mobility of III-V semiconductors is a result of the
small effective mass in the C-valley conduction band. The
small conduction-band effective-mass leads to a small
conduction-band density-of-states (DOS) and the so-called
DOS bottleneck,2 where a large gate voltage is necessary to
swing the Fermi level deep into the conduction band in order
to strongly invert the III-V surface. As a consequence, the
ideal capacitance-voltage (CV) characteristic of III-V metal-
oxide-semiconductor (MOS) structures can deviate consider-
ably from the well established CV characteristic of silicon
MOS structures.3–7 Knowledge of the ideal III-V MOS CV
characteristic is essential, as it is required when assessing the
impact of interface defects on the experimental CV responses
of real III-V MOS systems.8,9 In this letter, we extend on the
work reported in Ref. 10 to calculate the theoretical CV char-
acteristic for the case of p-type GaAs, In0.53Ga0.47As, and
InAs metal-oxide-semiconductor capacitors (MOSCAPs).
This work investigates the impact of III-V satellite valley
occupation on the ideal CV, and the DOS bottleneck is quanti-
fied using the metric of an equivalent thickness of SiO2 (tcorr)
as a function of the inversion charge density.
The CV characteristics are modeled for a planar device
geometry with a metallic gate, gate dielectric, and III-V semi-
conducting channel. We choose Al2O3 for the gate dielectric
and consider GaAs, In0.53Ga0.47As (referred to as InGaAs
from here on), and InAs for the semiconducting channel. We
set the constant p-type doping to NA¼ 2 1017 cm3, the
physical oxide thickness to 2 nm, the metal work function to
5.05 eV, and the (001) surface orientation. The effective mass
in the C-valley along the quantization direction, mC, is listed
in Table I for the III-V semiconductors considered in this
work. We choose a 2 nm-thick gate-dielectric to reveal the
strong asymmetry between the accumulation and inversion ca-
pacitance. We show later that the strong asymmetry allows
the occupation of the L and X valleys to be clearly observed
in the ideal CV characteristic. A perfect dielectric/semicon-
ductor interface is assumed, with the interface traps, bulk
traps, and bulk charge all set to zero, to more clearly observe
the DOS bottleneck. Reference 10 describes the calculation in
more detail.
To quantify the DOS bottleneck, the reduction in total
capacitance below the oxide capacitance (due to the finite
value of the semiconductor capacitance, Cs) is equated to an
equivalent-oxide-thickness (tcorr) of SiO2 in series with the
gate dielectric. If the interface trap density is negligible, the
tcorr correction is simply
tcorr ¼ SiO20
Cs
; (1)
where tcorr is an implicit function of the charge density, and
SiO2 is the static dielectric constant of SiO2. This value, while
not physically meaningful, is used here as a metric to compare
the impact of the low DOS in the C-valley and effect of satel-
lite valley occupation for III-V semiconductors.
Figure 1 shows the electron concentration as a function
of position for a silicon, GaAs, InGaAs, and InAs inversion
layer at an electron sheet-charge, ns¼ 4 1012 cm2. Com-
paring the higher-mobility (lower mass and lower DOS)
semiconductors of GaAs, InGaAs, and InAs to the higher-
FIG. 1. (Color online) Electron density vs. position for Si, GaAs, InGaAs,
and InAs MOSCAPs under strong inversion.
a) Electronic mail: terrance.p.oregan.ctr@us.army.mil. Part of this work was
completed while T. P. O’Regan worked at Tyndall National Institute,
University College Cork, Ireland.
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mass silicon, the peak electron concentration is pushed fur-
ther away from the dielectric interface.11 The peak of the
electron concentration moves from about 1 nm for silicon to
around 4 nm for InAs, with GaAs and InGaAs lying in-
between these values.
Figure 2 shows the CV characteristic for 2 nm Al2O3 on
p-type (a) GaAs, (b) InGaAs, and (c) InAs. Starting from
GaAs, then InGaAs, and finally InAs, we see that the classi-
cal (no quantization, but including Fermi-Dirac statistics)
CV-curve becomes more asymmetric as the DOS in the con-
duction band, NC, reduces with respect to the DOS in the va-
lence band, NV. Table I lists NC, NV, and the ratio NC/NV
for the semiconductors considered in this work. Including
quantization of the C-valley increases the threshold voltage
in all cases due to the shifting of the charge centroid away
from the dielectric/III-V interface.
When including quantization of the C, L, and X valleys,
the CV characteristic exhibits an increase in capacitance as
the satellite valleys become occupied under strong inver-
sion.10 The shoulder in the capacitance occurs at different
gate voltages for the three semiconductors because the
energy separation between the valleys and 2D DOS is mate-
rial dependent (as well as the differences in band gap and
quantization masses, see Table I). In addition, we must rely
on theoretical values of the energy minima of the satellite
valleys because they are not known experimentally. In Table I,
TABLE I. Semiconductor parameters. EC, EL, and EX are energies measured from the top of the valence band to the bottom of the C, L, and X valleys, respec-
tively. NC and NV are the effective DOS for the conduction band and valence band, respectively. mC is the effective mass and aC is the nonparabolicity parame-
ter in the C-valley. For all semiconductors, the nonparabolicity parameters of all satellite valleys are set to 0.5/eV (see Ref. 10).
Semiconductor EC (eV) EL
a (eV) EX
a (eV) EL
b (eV) EX
b (eV) NC (cm
3) NV (cm
3) NC/NV– mC (mo) aC
c (/eV)
Si 3.40 2.0 1.12 — — 3.2 1019 1.8 1019 1.78 — 0.5
GaAs 1.42 1.71 1.90 1.74 1.87 4.7 1017 9.0 1018 0.052 0.067 0.61
In0.53Ga0.47As 0.73 1.21 1.33 1.49 1.98 2.1 1017 7.7 1018 0.027 0.048 1.0
InAs 0.35 1.08 1.37 1.43 1.96 8.7 1016 6.6 1018 0.013 0.023 1.4
aReference 12.
bReference 13.
cReferences 10 and 17.
FIG. 2. (Color online) Ideal CV characteristic of (a) GaAs, (b) InGaAs, and (C) InAs MOSCAPs with 2 nm Al2O3 gate-dielectric. Corresponding electron-
sheet-density vs. gate voltage for (d) GaAs, (e) InGaAs, and (f) InAs. The solid lines are solutions to the Poisson equation only, the dotted lines include quanti-
zation of the C valley, and the dashed lines include quantization of the C, L, and X valleys (using EmaxL;X from Table I). In (d)-(f), the location where the dashed
line clearly deviates from the the dotted line is highlighted by a box (grey dotted lines) with the upper right corner at the onset of satellite valley occupation.
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we list two sets of values for the satellite valley minima that
represent the maximum and minimum values from the litera-
ture, denoted EminL;X (Ref. 12) and E
max
L;X (Ref. 13), respectively.
In Fig. 2, we use EmaxL;X , and discuss below the effect of this
choice in the context of tcorr. Figures 2(d)–2(f) show ns vs.
gate voltage, corresponding to the CV curves in Figures
2(a)–2(c). Figures 2(d)–2(f) show the approximate ns and
gate voltage at which the satellite valley occupation becomes
significant. This location, where ns clearly deviates from the
C-valley only case, is highlighted by a box with the upper-
right corner at the onset of satellite valley occupation. As
discussed in Ref. 10, nonparabolic corrections strongly effect
the energy subband minima and compress the energy differ-
ences between subbands in the satellite valleys and the C-
valley. This effect overcomes the large satellite valley offsets
in InAs, and occupation of the satellite valleys commences
at lower ns for InAs compared to InGaAs (see Figs. 2(e) and
2(f)).
Figure 3 shows tcorr for the two sets of satellite-valley
energies listed in Table I. In both Figs. 3(a) and 3(b), at mid
ns¼ 1012 cm2, InAs has the largest tcorr, followed by InGaAs,
GaAs, and finally Si. This is a direct consequence of the low
DOS in the C valley, which becomes significant as the DOS
decreases from GaAs to InGaAs to InAs (see Table I). The
effect of quantization, as shown in Fig. 1, also contributes to
tcorr. For all the III-V semiconductors in Fig. 3(a), tcorr drops
to the tcorr value of Si (<0.5 nm) in the range ns¼ 5–6
 1012 cm2. However, for InAs and InGaAs in Fig. 3(b), tcorr
drops to the Si tcorr value (<0.5 nm) in the range ns¼ 8–9
 1012 cm2. In both cases, the drop in tcorr reflects the occu-
pation of the satellite valleys.10 The shift in the drop of tcorr to
lower ns is due to the choice of satellite-valley energy gaps. In
Fig. 3(b), the gaps are higher compared to Fig. 3(a) and the
occupation shifts to higher inversion densities. Similar values
of tcorr versus ns for Si and GaAs has been reported by Rafhay
and co-workers (Ref. 14).
It is noted, that in real III-V MOS systems formed on
GaAs, InGaAs, or InAs, the sharp increase in capacitance as
a result of the satellite valley occupation may not be
observed, as the CV characteristic is influenced by interface
defects. In particular, experimental evidence indicates that in
the case of high-k/InGaAs MOSCAPs, interface states exist
not only in the energy gap but also with energies aligned
with the InGaAs C-valley,15,16 which can prevent the Fermi
level from reaching the satellite valley energies. If interface
defects can be reduced to negligible levels, the CV character-
istics presented in Figs. 2(a)–2(c) should be observable as
the electric field in the oxide is about 2 MV/cm for all
Al2O3/III-V MOSCAPs at ns¼ 1013 cm2.
In conclusion, we have shown the CV asymmetry of III-V
MOSCAPs is a result of the lower conduction-band DOS rel-
ative to the valence-band DOS. The CV asymmetry is largest
for InAs which has the lowest conduction band DOS com-
pared to InGaAs and GaAs. The CV symmetry is partially
recovered when including quantization of the satellite val-
leys, with the sharp increase in capacitance corresponding to
the re-population of charge into the satellite valleys. The
sharp increase in capacitance is semiconductor dependent,
with the choice of satellite-valley energy gaps a key input
parameter. Finally, the capacitance of Si, GaAs, InGaAs and
InAs inversion layers was related to an equivalent thickness
of SiO2 (tcorr). The values of tcorr were used to quantify the
degradation due to the low conduction-band DOS of the
inversion capacitance in p-type III-V MOS systems with
respect to Si.
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FIG. 3. (Color online) Equivalent-oxide-thickness correction vs. ns. (a) The
energy gaps in Table I from Ref. 12 are used (here denoted EminL;X). (b) The
energy gaps in Table I from Ref. 13 are used (here denoted EmaxL;X ).
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